I. INTRODUCTION
T HE SCALING down of conventional floating-gate memory devices has met limitations beyond 60-nm node technology [1] . Tunneling oxide thickness below 7 nm must confront a number of challenges, including large stress-induced leakage current (SILC), serious short-channel effect, and critical floating-gate coupling effect [2] - [4] . The most serious issue among these challenges is the increase of the tunneling oxide leakage current induced by program/erase cycling stress, resulting in data retention degradation when the tunneling oxide is scaled below 7 nm [3] .
Recently, metal-oxide-semiconductor (MOS) memory devices with embedded silicon nanocrystals (Si-NCs) and polysilicon-oxide-nitride-oxide-semiconductor (SONOS) nonvolatile memory devices have attracted attention because of their potential for solving the issues involved in scaling down conventional floating-gate memory devices [5] - [8] . In MOS memories with embedded Si-NCs and SONOS memories, charge stored in the trapping layer offers advantages over floating-gate memories, including high density, elimination of drain-induced turn-on effect, 2-b operation, no floating-gate coupling effect, and excellent immunity to SILC [9] - [12] . When the tunneling oxide thickness is scaled down below 7 nm, SONOS memories show much better retention than floatinggate memories. This is attributed to the discrete and deep-level storage states of SONOS memory devices.
However, SONOS memories still face many issues, including lateral stored charge migration, the second-bit effect, and erase saturation [13] - [16] . Therefore, a MOS memory device with embedded Si-NCs has been proposed to solve lateral stored charge migration and second-bit effect [17] , [18] . Unfortunately, it is difficult to grow high-density suitably distributed uniformly sized Si-NCs on silicon oxide. It has been reported that the density of Si-NCs on silicon nitride is higher than on oxide [19] , [20] , because silicon nitride exhibits lower activation energy and higher nucleation growth rate than oxides. This means that nucleation occurs more easily on silicon nitride surfaces than on silicon oxide surfaces.
The performance of SONOS can be improved further if embedded Si-NCs are used. The Si-NCs can be formed in Si-rich SiN x layers using different chemical vapor deposition (CVD) techniques or by a low-energy Si ion implantation technique [21] , [22] . Finding a simple scheme to produce embedded Si-NCs in silicon nitride has thus become increasingly important for the development of SONOS-type memories.
Recently, we have investigated SONOS-type memory devices with ex situ embedded Si-NCs in nitride, showing improved performance in terms of larger memory window, lower operation voltage, and longer retention time [23] . However, this growth method of Si-NCs is not an in situ method. Later, we successfully developed an in situ method to fabricate SONOS devices with embedded Si-NCs in silicon nitride [24] . In this 0018-9383/$26.00 © 2010 IEEE paper, a SONOS-type Flash memory with in situ embedded Si-NCs in silicon nitride is fully investigated in detail, including dot size and density analyzed by AFM and transmission electron microscopy (TEM). The performance and reliability of devices formed with different Si-NC deposition times (10, 30 , 60, and 90 s), including data retention, multilevel and 2-b operation, P/E cycling test, and drain and gate disturbance, were investigated. Fig. 1 shows the schematic diagram of the in situ embedded Si-NCs in a silicon nitride film. Devices were fabricated on p-type (100) 150-mm 8-12-Ω · cm silicon substrates. After the LOCOS isolation process, a 2.5-nm-thick tunneling oxide was thermally grown in N 2 O on the silicon substrate. The formation of in situ embedded Si-NCs in the silicon nitride film includes three steps, including bottom nitride, Si-NCs, and top nitride. In the first step, i.e., the forming of the bottom silicon nitride, a 3-nm-thick silicon nitride film was deposited in a low-pressure CVD system using NH 3 (130 sccm) and SiCl 2 H 2 (30 sccm) at 780
II. EXPERIMENTAL PROCEDURE
• C. The second step was the in situ forming of the Si-NCs. It is noted that wafers were still in the same tube at the same temperature. The only change in the recipe was turning off the NH 3 gas and reducing the flow rate of the SiCl 2 H 2 to 10 sccm. In this step, the Si-NCs were then in situ deposited on the wafers. The deposition times used were 10, 30, 60, and 90 s, respectively. As previously mentioned, the density of Si-NCs deposited on the nitride is higher than that on oxide. Hence, this method enjoys the advantage of high density of Si-NCs. The final step in the process is the formation of the top nitride, with a thickness of 4 nm, on the Si-NCs deposited in the same tube by turning on the NH 3 gas again.
Using this approach, the wafers do not need to change tubes during the process of embedding the Si-NCs in the silicon nitride layer. These Si-NCs can be easily in situ embedded into the silicon nitride without additional instruments or treatments. All three steps were executed in the same tube and at the same temperature by the alternating on/off switching of NH 3 gas. A blocking oxide (20 nm) was deposited on the nitride using a high-density plasma CVD system. An n + -poly-Si (200 nm) was deposited as the control gate. Subsequently, gate patterning, source/drain implantation, contact patterning, and the remaining standard CMOS processes were completed to fabricate the SONOS-type memory with in situ embedded Si-NCs in the silicon nitride layer. Fig. 2 shows the 1 × 1 μm 2 AFM images of Si-NCs formed on the nitride film with the four deposition conditions. The highest density of the Si-NC is 9 × 10 11 cm −2 . The root-meansquare roughness values of the SONOS with Si-NC deposition for 10, 30, 60, and 90 s are 0.499, 0.548, 0.453, and 0.517 nm, respectively. These Si-NCs are well separated, with an average 2-D distance > 5 nm on the silicon nitride, which ensures electrical isolation between any two Si-NCs. Fig. 3 shows the top view of a high-resolution TEM (HR-TEM) image for Si-NCs. The mean size of Si-NCs and the aerial density turned out to be 7-12 nm and 7−9 × 10 11 cm −2 , respectively. The trends of the size and the density of Si-NCs across various deposition times are shown in Fig. 4 . A longer deposition time results in a larger Si-NC size. However, the longest deposition time (90 s) of Si-NCs does not show the highest density. Instead, the 60-s deposition time shows the highest density among these samples. This may be attributed to the merging of NCs during a longer deposition time. After comprehensive material and morphological analysis of the Si-NCs, a series of electrical characterizations was then carried out to discover the optimum conditions for programming and erasing SONOS with in situ embedded Si-NCs. Fig. 5 shows the programming speed of a SONOS-type memory with in situ Si-NCs for a deposition time of 30 s under different operating bias conditions. The memory window is defined as the change of the V t of the sample between the programmed and erased states. The threshold voltage (V t ) is defined as the applied gate voltage when the drain current is 100 nA during operation mode. The device is programmed by using channel hot-electron injection and erased by using bandto-band hot-hole injection. When V d and V g were both set at 6 V, a considerably high programming speed (t = 10 μs) with a 2-V shift of V t was found. A higher voltage of V d and V g tends to result in faster programming speed and larger programming window. It should be noted that the saturation phenomenon of programming window did not occur when the voltage bias was set at V g = V d = 7 V. Fig. 6 shows the curves of programming
III. RESULTS AND DISCUSSION
across the different deposition times of Si-NCs. A deposition time of 30 s results in faster programming and erasing speeds than the other times due to the maximum trapping cross area, a product of dot size and dot density. This implies that higher dot size and density will increase the number of trapping states, which can be located in Si-NCs or at the interface of the silicon nitride and the Si-NCs. Among all devices, those with a deposition time of 10 s show the minimum memory window having the smallest and lowest density Si-NCs. This implies that a 10-s deposition time is not enough for the formation of higher density Si-NCs. Fig. 7 shows the data retention performance measured at room temperature. The charge loss can barely be observed up to 10 4 s. At room temperature, the charge loss was below 13%, as extrapolated to 10 8 s. The retention characteristics of devices baked at 150
• C are measured and shown in the inset of Fig. 7 . They exhibit only a 10% charge loss for 10 4 s. Compared to conventional SONOS, SONOS memories with embedded Si-NCs appear to have better data retention due to the additional trapping sites created at the Si-NCs or at the interface of the Si-NCs and the nitride. Fig. 8 shows the data retention behavior of the SONOS memory devices with embedded Si-NCs and multilevel operation at room temperature and high temperature (at 85
• C). There is negligible charge loss for multilevel operation for SONOS memory devices with embedded Si-NCs.
The band-to-band tunneling is the main cause of drain disturbance, resulting in charge injection into the trapping nitride layer [25] , [26] . The electrons can be migrated by vertical hopping in the silicon nitride layer. The electrons can move to the bottom silicon nitride from the top silicon nitride to increase the total quantity of trapped electrons, resulting in a larger memory window. The result means that the deposition time of 30 s has a lot of effective trapped states. Therefore, the deposition time of 30 s has a larger gate and drain disturbance. However, the drain disturbance and gate disturbance of SONOS memories with embedded Si-NCs for different deposition times are not affected at all, as shown in Fig. 9 . The V t shifts of the drain disturbance and gate disturbance were less than 0.2 V for devices with different deposition times after 10 3 s under stress. As a result, the drain disturbance and gate disturbance can be ignored for devices with embedded Si-NCs. Fig. 11 . Two-bit effect characteristics of various Flash memory samples using in situ Si-NCs. Fig. 10 shows the feasibility of performing a 2-b operation for the SONOS memory with embedded Si-NCs for a deposition time of 30 s through a forward read and reverse read scheme in a single cell. The read operation was achieved using a reverse read scheme. From the I d -V g curves, it is evident that the forward and reverse reads can be employed to detect the information stored in programmed bit 1 (drain side). The memory window difference between the forward and reverse V t 's was found to be 2 V, indicating that 2-b operation in a single cell is possible. Table I summarizes the operation bias conditions for the 2-b operation of SONOS memory with embedded Si-NCs. Forward read and reverse read after programming at the drain-side storage result in a memory window of 2 V, as shown in Fig. 11 . A well-behaved 2-b operation was found for the SONOS with a 30-s deposition time, most likely because a deposition time of 30 s generates the optimum size and aerial density of Si-NCs. These results confirmed again that MOS memory devices with embedded Si-NCs can solve the lateral stored charge migration and second-bit effect [17] , [18] in long-channel devices, but this improvement on charge migration needs more investigations in short-channel devices. Fig. 12 shows the endurance characteristics of the SONOS memories with embedded Si-NCs. The programming and erasing conditions were V g = 6 V and V d = 7 V for 30 μs and V g = −7 V and V d = 10 V for 20 ms, respectively. A large memory window, i.e., 3 V, was obtained for a deposition time of 30 s after 10 4 P/E cycles. The deposition time of 10 s is not shown in Fig. 12 because the V t cannot shift under this operation voltage. The upward V t shift is due to interface trap generation and electron trapping in the tunneling oxide during P/E cycle operation [27] , [28] . After 10 4 P/E cycles, the charge loss curves of the SONOS memories with embedded Si-NCs are measured at room temperature and are shown in Fig. 13 . A large memory window of 2.7 V and a small charge loss Table II . Among these devices, SONOS memories with embedded Si-NCs exhibit large memory windows at a lower operating voltage. SONOS memories also have a higher program/erase speed and excellent data retention at high temperatures and after P/E cycles compared to the devices with high-k materials. This is due to the newly created trapping sites in the Si-NCs or at the interface of the silicon nitride and the Si-NCs. 
